## WHAT IS CLAIMED IS:

- 1. A ferroelectric memory device comprising:
- a semiconductor substrate:
- a lower interlayer dielectric on the semiconductor substrate;
  - a plurality of ferroelectric capacitors on the lower interlayer dielectric; and
- a plate line that extends across and electrically connects to surfaces of at least two adjacent ones of the plurality of ferroelectric capacitors.
- 10 2. The device as claimed in claim 1, further comprising:

an upper interlayer dielectric on the lower interlayer dielectric and the plurality of ferroelectric capacitors; and

hydrogen barrier spacers between sidewalls of the ferroelectric capacitors and the lower interlayer dielectric.

15

5

- The device as claimed in claim 2, wherein the hydrogen barrier spacers are at least one from the group consisting of TiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and CeO<sub>2</sub>.
- The device as claimed in claim 2, wherein the plate line covers
  sidewalls of the hydrogen barrier spacers and a surface of the lower interlayer dielectric.
  - 5. The device as claimed in claim 1, wherein the plate line comprises:
- a local plate line directly contacting the surfaces of the at least two adjacent ferroelectric capacitors; and
  - a main plate line on the upper interlayer dielectric opposite to the local plate line and directly contacting a surface of the local plate line via a slit-type via hole through the upper interlayer dielectric.
- The device as claimed in claim 5, wherein the upper interlayer dielectric is between the local plate line and main plate line.
  - The device as claimed in claim 1, wherein the plurality of ferroelectric capacitors are arranged in rows and columns.

The device as claimed in claim 1, wherein sidewalls of the ferroelectric 8 capacitors are substantially vertical relative to a top surface of the semiconductor substrate.

5

9. The device as claimed in claim 8, wherein sidewalls of the ferroelectric have an inclination of about 70° to about 90° relative to a top surface of the semiconductor substrate.

10

10 The device as claimed in claim 1, wherein the ferroelectric capacitor comprises a lower electrode, a ferroelectric pattern, and an upper electrode, wherein the plate line directly contacts the upper electrodes of at least two adjacent ones of the plurality of ferroelectric capacitors.

15

The device as claimed in claim 10, wherein the lower electrode and the 11. upper electrode comprise at least one of ruthenium and ruthenium oxide.

20

- 12. The device as claimed in claim 10, wherein the ferroelectric pattern comprises PZT(Pb, Zr, TiO3) with PbTiO3 as a seed layer.
- The device as claimed in claim 10, wherein the ferroelectric pattern is 13. at least one material from the group consisting of SrTiO<sub>3</sub>, BaTiO<sub>3</sub>, (Ba, Sr)TiO<sub>3</sub>, Pb(Zr,Ti)O<sub>3</sub>, SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub>, (Pb,La)(Zr,Ti)O<sub>3</sub>, and Bi<sub>4</sub>Ti<sub>3</sub>O<sub>12</sub>.

14 The device as claimed in claim 1, wherein the plate line is at least one material from the group consisting of the platinum group including ruthenium, platinum, iridium, rhodium, Osmium, and palladium, and oxides thereof.

25

30

15. The device as claimed in claim 1, wherein the plate line is a local plate line directly contacting the surfaces of at least two adjacent ones of the plurality of ferroelectric capacitors, and further comprising an upper interlayer dielectric covering the local plate line.

16. The device as claimed in claim 1, further comprising an upper interlayer dielectric covering on the plurality of ferroelectric capacitors, and wherein the plate line is a main plate line directly contacting the surfaces of the at least two adjacent ones of the plurality of ferroelectric capacitors via a slit-type via hole penetrating the upper interlayer dielectric.

5

- 17. The device as claimed in claim 1, further comprising an insulation pattern between the plate line and the lower interlayer dielectric.
- The device as claimed in claim 17, wherein the insulation pattern is an
  upper interlayer dielectric.
  - 19. The device as claimed in claim 1, further comprising an upper interlayer dielectric on the plurality of ferroelectric capacitors, and main word lines on the upper interlayer dielectric.

15

20

25

- 20. A method of fabricating a ferroelectric memory device, comprising: forming a lower interlayer dielectric on a semiconductor substrate; forming a plurality of ferroelectric capacitors on the lower interlayer dielectric; and
- forming a plate line that extends across and electrically connects to surfaces of at least two adjacent ones of the plurality of ferroelectric capacitors.
  - 21. The method as claimed in claim 20, further comprising: forming hydrogen barrier spacers between sidewalls of the ferroelectric capacitors and the lower interlayer dielectric; and

forming an upper interlayer dielectric on the lower interlayer dielectric and the plurality of ferroelectric capacitors.

- 22. The method as claimed in claim 21, wherein the hydrogen barrier 30 spacers are formed from a material selected from one or more of the group consisting of TiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and CeO<sub>2</sub>.
  - 23. The method as claimed in claim 21, wherein the forming a plate line comprises forming the plate line on sidewalls of the hydrogen barrier spacers and a

5

10

15

25

30

surface of the lower interlayer dielectric.

24. The method as claimed in claim 21, wherein forming the plate line comprises:

forming a lower plate layer on the semiconductor substrate and the hydrogen barrier spacers; and

pattering the lower plate layer to form a plurality of parallel local plate lines, wherein each of the local plate lines directly contacts surfaces of at least two adjacent ones of the plurality of ferroelectric capacitors.

25. The method as claimed in claim 24, wherein prior to the forming the lower plate line, the method further comprises:

forming an insulation layer on the semiconductor substrate and the hydrogen barrier spacers; and

planarizing the insulation layer until surfaces of the ferroelectric capacitors are exposed, and leaving an insulation pattern filling a gap region between the ferroelectric capacitors.

- 26. The method as claimed in claim 24, wherein after forming the local plate line, the method further comprises sequentially forming a first upper interlayer dielectric layer and a second upper interlayer dielectric layer on the local plate lines.
  - 27. The method as claimed in claim 26, further comprising: successively patterning the second and first interlayer dielectric layers to form a slit-type via hole exposing a portion of the local plate lines; and

forming a main plate line covering the slit-type via hole.

28. The method as claimed in claim 20, wherein forming a plurality of ferroelectric capacitors comprises:

sequentially forming a lower electrode layer, a ferroelectric layer, and an upper electrode layer on the lower interlayer dielectric; and

successively patterning the upper electrode layer, the ferroelectric layer, and the lower electrode layer to form a plurality of stacked lower electrode, ferroelectric pattern, and upper electrode structures that are arranged in row and column directions.

29. The method as claimed in claim 28, wherein sidewalls of the ferroelectric capacitors have an inclination of about 70° to about 90°.

- 5 30. The method as claimed in claim 28, wherein the lower electrode layer and the upper electrode layer are formed from at least one of ruthenium and ruthenium oxides.
- 31. The method as claimed in claim 28, wherein successively patterning the upper electrode layer, the ferroelectric capacitor layer, and the lower electrode layer comprises anisotropically etching using a plasma containing oxygen.
  - 32. The method as claimed in claim 28, wherein the ferroelectric pattern is formed from at least one material in the group consisting of PZT(Pb, Zr, TiO<sub>3</sub>),
  - 5 SrTiO<sub>3</sub>, BaTiO<sub>3</sub>, (Ba, Sr)TiO<sub>3</sub>, Pb(Zr,Ti)O<sub>3</sub>, SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub>, (Pb,La)(Zr,Ti)O<sub>3</sub>, and Bi<sub>4</sub>Ti<sub>3</sub>O<sub>12</sub>, and wherein the ferroelectric pattern is formed using PbTiO<sub>3</sub> as a seed layer.
- 33. The method as claimed in claim 28, wherein the ferroelectric layer is formed using a chemical solution deposition using a precursor of at least one of lead acetate[Pb(CH3CO<sub>2</sub>)<sub>2</sub> 3H<sub>2</sub>O], zirconium n-butoxide [Zr(n-OC<sub>4</sub>H<sub>9</sub>)<sub>4</sub>], and titanium isopropoxide [Ti(i-OC<sub>3</sub>H<sub>7</sub>)<sub>4</sub>], and using a solvent 2-methoxyethano [CH<sub>3</sub>OCH<sub>2</sub>CH<sub>2</sub>OH].
- 25 34. The method as claimed in claim 21, wherein the forming the hydrogen barrier spacers comprises:

conformally forming a hydrogen barrier layer on the ferroelectric capacitors and the semiconductor substrate; and

anisotropically etching the hydrogen barrier layer until surfaces of the 30 ferroelectric capacitors are exposed,

wherein the hydrogen barrier layer is formed from at least one material selected from the group consisting of TiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, and CeO<sub>2</sub>.

35. The method as claimed in claim 21, wherein forming the upper

interlayer dielectric and the forming the plate line comprises:

sequentially forming first and second upper interlayer dielectrics on the hydrogen barrier spacers and the semiconductor substrate; and

successively patterning the second and first upper interlayer dielectrics to form a slit-type via hole exposing a surface of the ferroelectric capacitor in a row direction; and

forming a main plate line covering the slit-type via hole.

- 36. The method as claimed in claim 35, wherein the slit-type via hole 10 exposes a surface of the lower interlayer dielectric between the ferroelectric capacitors.
- 37. The method as claimed in claim 35, wherein the forming the slit-type via hole comprises leaving a portion of the first upper interlayer dielectric between the
  hydrogen barrier spacers.
  - 38. The method as claimed in claim 35, wherein the sequentially forming first and second upper interlayer dielectrics comprises forming main word lines between the first and second upper interlayer dielectrics.

20

5